Regviz

Freescale Semiconductor /MKL81Z7 /DRY /IER

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as IER

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Freescale Semiconductor/MKL81Z7/DRY/IER#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (0)DTIE 0 (0)TOIE 0 (0)MOIE 0 (0)VTIE 0 (0)CTIE 0 (0)TTIE 0 (0)STIE 0 (0)FSIE 0 (0)TMIE 0 (0)TPIE

TTIE=0, CTIE=0, TMIE=0, TPIE=0, FSIE=0, TOIE=0, VTIE=0, DTIE=0, STIE=0, MOIE=0

Description

DryIce Interrupt Enable Register

Fields

DTIE

DryIce Tamper Interrupt Enable

0 (0): When DryIce Tamper Flag (SR[DTF]) is set, an interrupt is not generated.

1 (1): When DryIce Tamper Flag (SR[DTF]) is set, an interrupt is generated.
TOIE

Time Overflow Interrupt Enable

0 (0): When time overflow flag is set, an interrupt is not generated.

1 (1): When time overflow flag is set, an interrupt is generated.
MOIE

Monotonic Overflow Interrupt Enable

0 (0): When monotonic overflow flag is set, an interrupt is not generated.

1 (1): When monotonic overflow flag is set, an interrupt is generated.
VTIE

Voltage Tamper Interrupt Enable

0 (0): When voltage tamper flag is set, an interrupt is not generated.

1 (1): When voltage tamper flag is set, an interrupt is generated.
CTIE

Clock Tamper Interrupt Enable

0 (0): When clock tamper flag is set, an interrupt is not generated.

1 (1): When clock tamper flag is set, an interrupt is generated.
TTIE

Temperature Tamper Interrupt Enable

0 (0): When temperature tamper flag is set, an interrupt is not generated.

1 (1): When temperature tamper flag is set, an interrupt is generated.
STIE

Security Tamper Interrupt Enable

0 (0): When security tamper flag is set, an interrupt is not generated.

1 (1): When security tamper flag is set, an interrupt is generated.
FSIE

Flash Security Interrupt Enable

0 (0): When flash security flag is set, an interrupt is not generated.

1 (1): When flash security flag is set, an interrupt is generated.
TMIE

Test Mode Interrupt Enable

0 (0): When test mode flag is set, an interrupt is not generated.

1 (1): When test mode flag is set, an interrupt is generated.
TPIE

Tamper Pin Interrupt Enable

0 (0): When corresponding tamper pin flag is set, an interrupt is not generated.

1 (1): When corresponding tamper pin flag is set, an interrupt is generated.

Links

()

Register License

Redistribution and use in source and binary forms, with or without modification,\nare permitted provided that the following conditions are met:\n o Redistributions of source code must retain the above copyright notice, this list\n of conditions and the following disclaimer.\n o Redistributions in binary form must reproduce the above copyright notice, this\n list of conditions and the following disclaimer in the documentation and/or\n other materials provided with the distribution.\n o Neither the name of Freescale Semiconductor, Inc. nor the names of its\n contributors may be used to endorse or promote products derived from this\n software without specific prior written permission.\n THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS “AS IS” AND\n ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED\n WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE\n DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR\n ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES\n (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES;\n LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON\n ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT\n (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS\n SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data